Advanced Device Fabrication Techniques

ChiiDong Chen 陳啟東

Institute of Physics, Academia Sinica


e-mail: chiidong@phys.sinica.edu.tw url: www.phys.sinica.edu.tw/~quela

Outline:


- 1 State-of-the-art device fabrication techniques Future light sources: EUV and e-beam
- 2 e-beam lithography
- 3 Examples:
 nano-pore based point contact devices
 nano electronic devices

Lithography = Pattern transferring


Standard etching process




Complementary process: lift-off



Substrate treatment process



SOURCES OF RADIATION FOR MICROLITHOGRAPHY



Minimum feature size is scaling faster than lithography wavelength

Advanced photo mask techniques help to bridge the gap

Mark Bohr, Intel

The Ultimates of Optical Lithography

Resolution: $R=k_1 (\lambda/NA)$

 $NA = sin\theta = numerical aperture$ $K_1 = a constant for a specific lithography process$ smaller K1 can be achieved by improving the process or resist contrast

Depth of Focus DoF= k_2 (λ/NA^2)


Calculated R and DoF values

UV wavelength	248 nm	193 nm	157 nm /	13.4 nm
Typical NA	0.75	0.75	0.75	0.25
Production value of k ₁	0.5	0.5	0.5	0.5
Resolution	0.17 μm	0.13 μm	0.11 μη	0.027 μm
DoF (assuming $k_2 = 1$)	0.44 µm	0.34 μm	0.28 μm	0.21 µm

P.F. Carcia et al. DuPoint Photomasks, Vacuum and Thin Film (1999)


Optical Proximity Correction

used in 90 nm (193nm) production line



Mark Bohr, Intel

Two types of phase shift mask



Ref: P.F. Carcia et al. DuPoint Photomasks, Vacuum and Thin Film


Immersion lithography

Benefits

wavelength is reduced by a factor equal to the refractive index of the medium


for water
$$\lambda = \frac{\lambda_{air}}{n_{H_20}} = \frac{193nm}{1.44} = 134nm$$

Depth of focus ~2×




Manufacturing issues

- 1. elimination of bubbles in the immersion fluid
- 2. temperature and pressure variations in the immersion fluid
- 3. immersion fluid absorption by the photoresist
- 4. particle generation due to the water dispensing unit
- 5. photoacid generators (PAGs) produced upon exposure extracted into fluid lens corrosion
- 6. scanning exposure: water left behind (watermarks) and loss of resist-water adhesion (air gap).




90 nm Generation Transistor




source: Intel develop forum Spring, 2003

Nano materials will play an important role in the silicon nanotechnology platform

Interconnectors with high electrical conductivity




Introduction of high-K gate dielectric



90 nm process

Capacitance 1X Leakage 1X



Experimental high-K


1.6X <0.01X

Introduction of new materials


1st Production	1997	1999	2001	2003	2005	2007	2009	2011
Process Generation	0.25 μ m	0.18 μ m	0.13 μ m	90 nm	65 nm	45 nm	32 nm	22 nm
Wafer Size (mm)	200	200	200/ 300	300	300	300	300	300
Inter-connect	Al	Al	Al	Cu	Cu	Cu	Cu	?
Channel	Si	Si	Si	Strained Si	Strained Si	Strained Si	Strained Si	Strained Si
Gate dielectric	SiO ₂	High-k	High-k	High-k				
Gate electrode	PolySi	PolySi	PolySi	PolySi	PolySi	Metal	Metal	Metal

source: Intel develop forum


Experimental transistors for future process generations




65nm process 2005 production



45nm process 2007 production



32nm process 2009 production




22nm process 2011 production



Si - device layer


Buried oxide layer


Si – handling wafer




Fully Depleted Transistors made on SOI wafers


Non-planar Double-gate (FinFET)







Non-planar Tri-gate





From Tri-gate transistor to Nanowire transistor






Future light sources:

Extreme UV


Electron beam

EUV exposure tool





- Uses very short 13.4 nm light
- 13.4 nm radiation absorbed by all materials
- Requires reflective optics coated with quarter-wave Bragg reflectors
- Uses reflective reticles with patterned absorbers
- Vacuum operation


EUV reflective mask



EUV mask and patterned resist







90 nm Elbows in 350 nm polySi

Source: Intel

Electron-Beam Lithography

Electron Beam (e-beam) Gun:

Electrons generated by:

- Thermionic emission from a hot filament.
- Field aided emission by applying a large electric field to a filament.
- Or a combination of the two.

Filament is negatively biased (cathode) and electrons are accelerated to the substrate at typically 25 - 100 keV.


$$eV = \hbar^2 k^2 / 2m_e \Rightarrow \lambda \approx 0.25 \sim 0.12$$
nm

E-beam is focused to a small spot size using:


- Electrostatic lenses
- Magnetic fields
- Apertures

A scanned e-beam spot "writes" the image in the resist one "pixel" at a time.

X,Y direction of beam is controlled by electrostatic plates.



ELECTRON BEAM LITHOGRAPHY SYSTEM




JEOL JBX-9300FS


ELIONIX ELS-7000






ELECTRON OPTICS SYSTEM







ZrO/W THERMAL FIELD EMISSION GUN




Beam spot size vs. beam current for different apertures



Modification of an SEM based e-beam writer



Comparison between 30keV and 100keV e-beam writer



Thin resist line-width < 30nm


Clear align key image


Lack of stage stability


Good for lift-off process

- 1. Good for large area exposure
- Thin resist line-width < 10nm
- Require thick/clear align keys
- Require extra resist engineering
- 5. Stable/accurate stage stability


Principal of Electron Beam Exposure










Resist profile made by high energy beam exposure







Controlling undercut in bottom layer resist







quasi-3D polymer photonic crystal







Transmission spectra, different lattice constants











3D polymer structures



Advanced Materials 19, 3052–3056 (2007)




Examples of 100keV e-beam lithography 8 nm negative-tone inorganic resist

3nm NiCr wire



13nm Au wire



M. S. M. Saifullah et al., Jpn. J. Appl. Phys. 38 (1999) 7052. K. Yamazaki et al., Proc. SPIE. 3997 (2000) 458.

Machine: 100-keV e-beam writer NTT Basic Research Laboratories

D. R. S. Cumming et al, Microelectronic Engineering 30 (1996), 423 Machine: Modified JEOL 100CXII

Kelvin Nanotechnology Ltd

M. Kamp et al. J. Vac. Sci. Technol. B, 17, 86, (1999)

Machine: Eiko E 100




8 nm 8 nm 50 nm


Sub-10 nm Electron Beam Nanolithography Using Spin Coatable TiO₂ Resists

University of Cambridge and Leica Microsystems Lithography Limited

Leica VB6-UHR-EWF 100keV


M. S. M. Saifullah, et al., Nano Letters, 3, 1587 (2003)






EB露光装置の用途と方式の違い

研究開発用 スポットビーム方式



半導体生産用 矩形成形ビーム方式と投影方式






• Issues related to the integrated circuit industry:

- Slow throughput
 - A 0.1 μ m diameter beam is $< 10^{-12}$ the area of a 6" wafer.


Projection EBL Systems (SCALPEL):

scattering with angular limitation in projection electron beam lithography




Multibeam direct-write electron beam lithography system

Single source with correction lens array



M. Muraki et al. J. Vac. Sci. Technol. B 18(6), 3061, 2000 *Canon Inc.*,



E. Yin et al. J. Vac. Sci. Technol. B 18(6), 3126, 2000 Ion Diagnostics Incorporated

15. Wafer

Take home message:

Extreme ultraviolet electron beam projection are considered leading contenders for next generation lithography

However, electron beam direct write system is a maskless lithography.

- eliminating mask amortization costs and
- speed up chip development cycles.

The ultimate resolution of electron beam lithography remains to be explored

Main applications:

- manufacture of small volume specialty products
- direct write for advanced prototyping of integrated circuits
- studies of quantum effects and other novel physics phenomena at very small dimensions

How to make nanopore devices ...

A full range of device fabrication facilities in a class-1000 cleanroom




An example: nanopore devices nano-pore < 10 nm ~100 nm Chip layout: 16 pores on a 7x7 mm² chip


Lithographic process:

Deposition: Thermal evaporation, e-gun deposition, DC & RF sputtering, Chemical vapor deposition (LPCVD, PECVD, APCVD)

Electrochemical deposition

Patterning techniques:








Step 1. LPCVD growth of Si₃N₄ (@NDL) on both sides of a 4" Si-wafer











Process summary

Lift-off process

A cleaner process

Possible to achieve a smaller/narrower, better-defined shape

Requires point evaporation source

Requires undercut profile in resist mask

Limited film thickness

Only for low temperature process

Problematic for structure with crystalline/high quality films

Etching process

More flexible; compatible with high temperature deposition process

Requires high-etching resistive and removable protection mask

Potential risk with contamination left from protection mask

Generally requires etching stop layer

Edge roughness due to thickness in variation etching mask

Wet etching:

No expensive equipment required

Potential source of pollution from various etching solutions


Contamination from etching/rinse solution

Require good mask-layer adhesion

Undercut profile for isotropic etching


Dry etching:

Less contamination





Nanopore electronics


Al-Al superconducting point contact



Al-Al superconducting point contact







Sample fabrication: Core facilities at Academia Sinica







Measurement equipment




Mix and Match technology Photolithography




Device fabrication




Chip layout




Au leads made by photo-lithography




E-beam lithography for nano-scaled electrodes





Fabrication of Aluminum tunnel junctions




Multiple angle evaporations











Fabrication of small-dot Ferromagnetic single electron transistors














Dry etching vs. isotropic wet-etching




40nm-wide suspending Cr wires made on SOI substrates






Electrical and thermal transport in single nickel nanowire

M. N. Ou1, (歐敏男), T. J. Yang (楊宗哲), S. R. Harutyunyan, Y. Y. Chen (陳洋元), C. D. Chen (陳啓東), S. J. Lai (賴水金)



appeared as the cover of APL January 2008 issue


SON (silicon-on-nothing) photonic crystal made on SOI (Silicon On Insulator) wafer



Diameter~220nm Pitch ~310nm


Comparison between RIE and ICP etching






For directional etching Etching Si-base materials C₄F₈, SF₆, Ar, O₂





For undirectional etching Etching Si-base materials and some metals CF₄, Ar, O₂


Quartz Molds for Nano-imprinting



ICP-RIE recipe:

Ar/C₄F₈ power 700W bias 50V etching time:300sec


nanomolds for imprint lithography




Tricks and Know-how

Suspended wires


 $2\mu m$




sub 10-nm Si-wires



DNA-mediated Au-particle patterning techniques





Rule of thumb

- 1. Minimize number of process steps
- 2. Minimize number of masks: use self-alignment whenever possible
- 3. Use wafer-stage process whenever possible
- 4. Use lift-off instead of etching if possible
- 5. Use positive resist instead of negative resist if possible
- 6. If a recipe works, don't mess it up

Main messages:

- 1. Lithography is an art with know-how, experience and tricks
- 2. Needs to play around with resist profile and material issues

Nano devices:

Play with fabrication technology

Explore emerging physics

Look for new applications